

Odin II - An Open-source Verilog HDL Synthesis Tool for CAD Research

Peter Jamieson, Kenneth B. Kent†,
Farnaz Gharibian‡, and Lesley Shannon‡*

**Miami U.*

†UNB

‡Simon Fraser



For sale!



Verilog HDL Synthesis Tool !!!




ODIN

DM-53-98





INTERNATIONAL CAR CO.
9C-95-B






ODIN



ODIN II*


DM-53-98



[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]

ODIN II





Verilog HDL Synthesis

Partial coverage of
synthesizable Verilog
language

Reworked data
structures

Front-end
Parser

Plugs into
VPR 5.0 flow

Read in
downflow
netlists

A black and white photograph of a car's front end, showing the headlight and hood, with the text "Academic Open-source" overlaid in yellow. The car is parked next to a tree, and the background shows bare trees and a bright sky.

Academic Open-source

INPUT - HDL Design

Parse

Elaborate

Optimize RTL


**INPUT - Architecture
Description**

Partial Mapping


Identify

Bind



OUTPUT - Flat Netlist







```
always @(posedge clk)
begin
    a <= a + b & 2'b10;
end
```





```
always @(posedge clk)
begin
    a <= a + b & 2'b10;
end
```






ABSTRACT SYNTAX TREE (AST)





FLATTENED NETLIST
















What do you want?





WWW.USERS.MUOHIO.EDU/JAMIESPA/ODIN_II.HTML